



FIG. 2





Channel switched

Burst switches

TOUSTFOR ITTION




FIG. 6







FIG 7

ADDS FEDS 1111511






TICHWIGH TITUT



IIIIS45IG LLIJI



TUCKEDS . I III




FIG 13







FIG. 14







TOUTHELL BITHURDLE

Reconfiguration period


Time-counter cycle (master cycle) Period: 2^w time slots


2^v-1 $2^{W}-1$ $2^{V}-1$ Ø First schedule period of next master cycle First schedule period of a master cycle Schedule period 2^{V} time slots 2 0 0 $2 \times 2^{\checkmark}$ 5×2^{V}


FIG 10




1054454411511









INDSHEDS .IIISI




FIG. 26







FIG. 28






To core


zanis oT



INDSWADS .. IJISOI



ICOMPUTS . 111151



TIUSUSCI IIIIS




FIG 34

